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Abstract—A C-doped GaInP/GaAs heterojunction bipolar tran-
sistor (HBT) with a selective buried sub-collector has been fabri-
cated by two growth steps. The active HBT region was made on
the selective buried sub-collector layer with minimum overlap
of the extrinsic base and the sub-collector region resulting in
substantial reduction of the base-collector capacitance. The ex-
periment shows that the base-collector capacitance is reduced to
about half of that of a conventional HBT while the base resistance
remains unchanged resulting in a 40–50% increase in the maxi-
mum oscillation frequency. Both DC and RF characteristics are
investigated and compared with a conventional HBT. A current
gain of 40, cutoff frequency of 50 GHz and maximum oscillation
frequency of 140 GHz were obtained for the GaInP/GaAs HBT.
It is demonstrated that the selective buried sub-collector provides
an effective means for enhancing RF performance of an HBT.
I. INTRODUCTION
HETEROJUNCTION bipolar transistors (HBT’s) are at-tractive for digital, analog, and microwave applications
due to their excellent switching speed, high current driving
capability and low noise [1], [2]. However, the speed
and microwave performance are usually limited by parasitic
parameters. For microwave applications, the base resistance
and base-collector capacitance of HBT’s are important factors
limiting the RF performance and they should be made as
low as possible. The base resistance can be reduced by
increasing the base doping density which is limited by the
highest allowable impurity concentration [3]. The extrinsic
capacitance under the base ohmic contact region usually
constitutes the bulk of the total base-collector capacitance
. Reduction of the extrinsic base-collector capacitance
has therefore received a great deal of attention in enhancing RF
performance. The conventional method of reducing the base-
collector capacitance employs either H or O implantation
into the extrinsic collector region [4], [5]. However, the
contribution of the capacitance between the extrinsic base and
the sub-collector is still noticeable. Deep H implantation
to sub-collector layer gives rise to a significant reduction
in [6], but it also increases the base resistance. An
InAlAs/InGaAs HBT with a buried sub-collector grown by
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selective epitaxy was reported showing a significant reduction
of the base-collector capacitance [7]. However, planarization
of the selective growth in a groove is especially difficult.
This paper reports the fabrication and characteristics of
a C-doped GaInP/GaAs HBT with reduced base-collector
capacitance using a selective buried sub-collector (SBSC)
layer. The HBT was grown on the selective buried sub-
collector mesa, and the base contact region was formed on
the lightly doped collector layer above the SI GaAs substrate.
The collector layer under the base contact region is depleted so
that the extrinsic base-collector capacitance is substantially re-
duced and the maximum oscillation frequency is significantly
increased. Comparison of DC and RF performance between
HBT’s with without SBSC will also be presented.
II. DEVICE STRUCTURE AND FABRICATION
The HBT structure was grown by MOCVD. The growth
conditions were the same as those reported earlier [8]. The n-
type and p-type dopants were Si and C, respectively. A 4000
A˚ sub-collector GaAs layer ( cm ) was first
grown on the SI GaAs substrate. The sub-collector mesa was
then defined and formed by photolithography and chemical
etching. By using sulphuric acid based etchant [9], the sub-
collector mesa has the shape of a trapezoid. The sample was
cleaned with ultrasonic bath in acetone and methanol followed
by rinses in HCl:H O solution (1:20) and DI water before the
second growth. No special cleaning and in situ deoxidization
was performed. The HBT structure was then regrown in
normal growth conditions. The regrown HBT structure consists
of a 5000 A˚ GaAs collector layer ( cm ), a
1000 A˚ GaAs base layer ( cm ), a 500 A˚
GaInP emitter layer ( cm ), a 1500 A˚ -GaAs
emitter cap layer ( cm ) and a 600 A˚ graded
-In Ga As ( from 0 to 0.5) contact layer (
cm ). A conventional GaInP/GaAs HBT was also grown and
fabricated as a control sample. The base sheet resistance of 200
/square was measured in both structures.
Devices were fabricated using the mesa structure and self-
aligned techniques as described in [10]. Fig. 1 shows the
schematic cross section and layout of the HBT with SBSC.
The key difference of making the HBT with SBSC from the
fabrication of a conventional HBT was that the active HBT
region was made on the selective buried sub-collector region
and most of the base contact region is formed outside. Due
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(a)
(b)
Fig. 1. (a) Cross section of the HBT with selective buried sub-collector; (b)
schematic layout of the HBT. HBT’s with Sec of 0 and 1.0 m are designated
HBT-A and HBT-B. A conventional HBT is designated HBT-C.
to the lateral growth at the edge of the sub-collector mesa,
the emitter mesa was aligned within the mesa edge. The base
contact metal covers the slope of the mesa and extend onto
the mesa, which eliminates the possible high base resistance
due to the slope of the mesa. We have fabricated two samples
with a different gap between the emitter mesa edge and
the sub-collector mesa edge as indicated in Fig. 1. The HBT’s
with SBSC having of 0 and 1.0 m are designated HBT-A
and HBT-B, respectively. The conventional HBT is designated
HBT-C. In order to minimize the base resistance, the base
contact is made surrounding the emitter mesa, but the overlap
of the base contact and the sub-collector region is only along
the half periphery of the emitter mesa with the width of 1 m.
Both the HBT with SBSC and the conventional HBT were
fabricated using the same set of mask with an emitter area of
m and a base mesa size of m . The
effective collector area is m and m for
HBT-A and HBT-B, respectively.
III. RESULTS AND DISCUSSION
The device’s DC characteristics were measured with a curve
tracer and an HP4145B semiconductor parameter analyzer. Mi-
crowave measurements were made with an HP8510B network
analyzer and cascade microwave probes in the frequency range
from 100 MHz to 20 GHz. The cutoff frequency was
extrapolated from the current gain by using a
dB/decade slope, and the maximum oscillation frequencies
( and ) were obtained from maximum stable
gain/maximum available gain (MSG/MAG) and unilateral
gain , respectively. The base-collector capacitance was
extracted using the method published by Pehlke [11].
(a)
(b)
(c)
Fig. 2. I V curves for (a) HBT-A, (b) HBT-B and (c) HBT-C.
A. DC Performance
Fig. 2 shows the common–emitter ( ) curves for HBT-
A, HBT-B, and HBT-C. HBT-A has a differential current gain
of 35 and for both HBT-B and HBT-C is 40. The
collector-emitter breakdown voltage (BV is 9–10 V for all
three devices. The curve for HBT-A exhibits a rounded
section with gain suppression at low collector-emitter bias
, but it returns to normal at higher . From Fig. 2(b)
and (c), the curves for HBT-B and HBT-C are essentially
identical. This indicates that the regrown materials are of high
quality and the regrown interface between the sub-collector
and the collector does not degrade the device performance.
The typical Gummel plots of HBT-A and HBT-B are shown
in Fig. 3. The collector and base current ideality factors are
1.19 and 1.65, respectively. Fig. 4 shows the DC current gain
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Fig. 3. Typical Gummel plots for HBT-A and HBT-B.
Fig. 4. Current gain versus collector current for HBT-A, HBT-B and HBT-C
with a insert of the cross section of HBT-A.
versus the collector current for HBT-A, HBT-B and HBT-
C. The current gain of HBT-C is the highest. HBT-B shows
similar current gain as that of HBT-C at a high current level.
Since there is no passivation ledge for our self-aligned devices,
the lower gain of HBT-A and HBT-B at the low current regime
is likely caused by the higher surface recombination current.
The current gain for HBT-A is similar to that of HBT-B at
low current but decreases at high current regime.
In Figs. 2(a) and 4, HBT-A shows not only abnormal
curve (gain suppression) at low bias, but also lower current
gain than that of HBT-B at a high current region. This gain
suppression is possibly due to electrons spill over the edge of
the sub-collector. A schematic picture is shown in the insert of
Fig. 4 to illustrate the gain reduction. If the edge of the emitter
mesa is close to the mesa, some electrons near the mesa edge
(a)
(b)
Fig. 5. (a) Extracted base-collector capacitance versus collector current
density at Vce of 2.5 V; (b) extracted (circles) and calculated (solid line)
base-collector capacitances versus collector-emitter bias at Jc of 2:2  104
A/cm2 for HBT-B and HBT-C.
injected into the base is more likely to go along the slope of
the base layer into the base contact causing the increase of
the base current at a high current level. If the emitter edge
is far way (1.0 m for HBT-B) from the slope of the base
layer, the electron injected into the base will be collected
just like a normal device. Therefore, the emitter mesa should
be properly aligned to the sub-collector mesa to eliminate
abnormal characteristics and gain suppression. Very good DC
characteristics of an HBT with SBSC can be obtained.
B. Base-Collector Capacitance and Small-Signal Parameters
Fig. 5 shows the extracted versus collector current
density (at V) and collector-emitter bias at
of A/cm for HBT-B and HBT-C. The depletion
capacitances are estimated using the effective collector area for
HBT-B and base mesa area for HBT-C. The calculated values
of for HBT-B and HBT-C are also shown in Fig. 5(b).
There is good agreement between the extracted and calculated
. Due to the fact that the effective base-collector area
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Fig. 6. Small-signal equivalent circuit for HBT’s at Vce of 2.5 V and Jc
of 2:2  104 A/cm2.
of HBT-B is about half of that of HBT-C, for HBT-
B is reduced to about half of that of HBT-C even at low
. This indicates that the capacitance under the base contact
region is making negligible contributions to the total .
From simple calculations using the depletion approximation,
the collector depletion thickness is 2370 A˚ at of 0 V. We
use a built-in potential of 0.64 eV at the interface between the
semi-insulating GaAs substrate and n-GaAs collector, since the
Fermi level of the semi-insulating GaAs substrate is at mid-gap
[12], [13] and the Fermi level of the n-GaAs collector is at 0.06
eV below the conduction band. Thus the band bending of the
interface creates a depletion layer of 1600 A˚ in the collector
and most of the collector layer on the SI GaAs substrate is
depleted at zero base-collector bias.
In order to check how much the extrinsic base-collector ca-
pacitance is reduced, a small-signal equivalent circuit was used
to model the HBT’s. Fig. 6 shows the small-signal equivalent
circuit. The values of the circuit elements were optimized using
HP-EEsof [14] to fit the measured -parameters for all three
devices at of 2.5 V and of A/cm . To minimize
the fitting parameters, the parasitic inductors extracted from the
method of [11] and the emitter resistance calculated from
were fixed during the optimization. Fig. 7 shows the
measured and modeled -parameters of HBT-B and HBT-C at
of 2.5 V and of 10 mA. It is evident that for HBT-
B is less capacitive than that of HBT-C due to the reduction
of the extrinsic base-collector capacitance . Since
is the feedback capacitance, the smaller gives rise to a
higher gain. As one can see from Fig. 7(a) and (b), the higher
and smaller of HBT-B reflects the smaller . As a
result, the HBT with SBSC has a high gain and becomes nearly
unilateral. The optimized circuit parameters are shown in Table
I for three devices. It is shown that the extrinsic base-collector
capacitances of the HBT with SBSC are significantly reduced
compared to that of HBT-C. We are not sure why ’s are
different for HBT’s with SBSC and HBT-C. However, the
value of extracted using the method of reference [11]
is the same as the sum of and from optimization.
Although the effective collector area of HBT-B is a little bit
(a)
(b)
Fig. 7. Measured and modeled S-parameters for (a) HBT-B and (b) HBT-C
at Vce of 2.5 V and Ic of 10 mA. ;;5 and  are measured data and
, , X and + are modeled data.
larger than that of HBT-A giving a small of HBT-A, the
base resistance of HBT-A is higher possibly due to the large
resistance on the mesa slope. It may be noted from Table I
that the base resistances are similar for HBT-B and HBT-C
indicating the advantage of this approach over ion implantation
method.
C. RF Performance
The cutoff frequency and maximum oscillation frequency
versus collector current density and collector-emitter bias are
shown in Fig. 8 for HBT-B and HBT-C. The values of
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TABLE I
OPTIMIZED PARAMETER VALUES OF SMALL-SIGNAL EQUIVALENT
CIRCUIT FOR HBT’s AT Vce OF 2.5 V AND Ic OF 10 mA
(a)
(b)
Fig. 8. (a) fmaxU , fmaxG, and fT versus collector current density at Vce
of 2.5 V; and (b) fmaxU , fmaxG, and fT , versus collector-emitter bias at
Jc of 2:2  104 A/cm2 for HBT-B (solid lines with symbols) and HBT-C
(dashed lines with symbols).
and for HBT-B are about 40–50% higher than those
of HBT-C before the onset of the Kirk effect. of HBT-B
is about 10–20% higher compared with that of HBT-C due
to the smaller . The peak of 140 GHz, of
90 GHz and of 50 GHz for HBT-B were obtained at
of 2.5 V and of A/cm . The values of ,
and become higher than above after V
[see Fig. 8(b)]. Owing to the slightly high base resistance and
low current gain of HBT-A, the measured of 100 GHz
and of 80 GHz (not shown in figures) for HBT-A are
lower than those of HBT-B, but they are about 30% higher
than those of HBT-C. From the relation of and ,
if and are fixed, a 50% reduction in results in a
41% increase in . Considering the slightly higher of
HBT-B, a 50% increase in is reasonable.
From Fig. 8(a), Kirk effect in HBT-B is more pronounce
than that in HBT-C, which results from the rapid increase of
for HBT-B after the onset of Kirk effect. The reason
for the more pronounced Kirk effect is due to the smaller
effective collector area of HBT-B.
IV. CONCLUSION
A C-doped GaInP/GaAs HBT using a selective buried sub-
collector was fabricated. It is shown that the regrown interface
does not affect the device performance under normal device
operation. Both current gain and breakdown voltage for the
HBT with SBSC are same as those of a conventional HBT
indicating the high quality of the regrown material. High
performance of HBT’s can be obtained with the properly
alignment of the emitter mesa to the sub-collector mesa.
A 50% reduction in and a 40–50% increase in
are observed with this technology. A maximum oscillation
frequency of 140 GHz and a cutoff frequency of 50 GHz
have been obtained. The device performance can be further
improved by reducing the emitter size. It is demonstrated
that the selective buried sub-collector provides an effective
technique for reducing the extrinsic base-collector capacitance
while keeping the base resistance unchanged for a GaInP/GaAs
HBT.
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